features eroflex circuit technology ? risc turboengines for the future ? scd5260 rev a 3/29/99 block diagram n full militarized qed rm5260 microprocessor n dual issue superscalar qed riscmark ? - can issue one integer and one floating-point instruction per cycle microprocessor - can issue one integer and one floating-point instruction per cycle l 100, 133 and 150mhz frequency (200mhz future option) consult factory for latest speeds l 260 dhrystone2.1 mips l specint95 4.8. specfp95 5.1 n high performance system interface compatible with r4600, r4700 and r5000 l 64-bit multiplexed system address/data bus for optimum price/performance up to 100 mhz operating frequency l high performance write protocols maximize uncached write bandwidth l operates at input system clock multipliers of 2 through 8 l 5v tolerant i/o's l ieee 1149.1 jtag boundary scan n integrated on-chip caches - up to 3.2gbps internal data rate l 16kb instruction - 2 way set associative l 16kb data - 2 way set associative l virtually indexed, physically tagged l write-back and write-through on per page basis l pipeline restart on first double for data cache misses n integrated memory management unit l fully associative joint tlb (shared by i and d translations) l 48 dual entries map 96 pages l variable page size (4kb to 16mb in 4x increments) n embedded supply de-coupling capacitors and pll filter components n high-performance floating point unit - up to 400 mflops l single cycle repeat rate for common single precision operations and some double precision operations l two cycle repeat rate for double precision multiply and double precision combined multiply-add operations l single cycle repeat rate for single precision combined multiply-add operation n mips iv instruction set l floating point multiply-add instruction increases performance in signal processing and graphics applications l conditional moves to reduce branch frequency l index address modes (register + register) n embedded application enhancements l specialized dsp integer multiply-accumulate instruction and 3 operand multiply instruction l i and d cache locking by set l optional dedicated exception vector for interrupts n fully static cmos design with power down logic l standby reduced power mode with wait instruction l 5 watts typical at 3.3v, less than 175 mwatts in standby n 208-lead cqfp, cavity-up package (f17) n 208-lead cqfp, inverted footprint (f24), intended to duplicate the commercial qed footprin t (consult factory) n 179-pin pga package ( future product ) (p10) store buffer data set a data tag a dtlb physical data tag b instruction set a integer instruction register fp instruction register instruction set b address buffer instruction tag a itlb physical instruction tag b sys ad write buffer read buffer data set b dbus control floating-point register file joint tlb tag aux tag intibus floating-point coprocessor 0 unpacker/packer madd, add, sub,cvt pc incrementer branch adder dva load aligner integer register file integer/address adder data tlb virtual shifter/store aligner logic unit integer multiply, divide i n t e g e r c o n t r o l instruction tlb virtual f l o a t i n g p o i n t c o n t r o l phase lock loop instruction select fpibus abus system/memory control program counter iva div, sqrt 64-bit superscaler microprocessor act5260
aeroflex circuit technology scd5260 rev a 3/29/99 plainview ny (516) 694-6700 2 description: the act5260 is a highly integrated superscalar microprocessor that implements a superset of the mips iv instruction set architecture(isa). it has a high performance 64-bit integer unit, a high throughput, fully pipelined 64-bit floating point unit, an operating system friendly memory management unit with a 48-entry fully associative tlb, a 16 kbyte 2-way set associative instruction cache, a 16 kbyte 2-way set associative data cache, and a high-performance 64-bit system interface. the act5260 can issue both an integer and a floating point instruction in the same cycle. the act5260 is ideally suited for high-end embedded control applications such as internetworking, high performance image manipulation, high speed printing, and 3-d visualization. hardware overview the act5260 offers a high-level of integration targeted at high-performance embedded applications. some of the key elements of the act5260 are briefly described below. superscalar dispatch the act5260 has an efficient asymmetric superscalar dispatch unit which allows it to issue an integer instruction and a floating-point computation instruction simultaneously. with respect to superscalar issue, integer instructions include alu, branch, load/store, and floating-point load/store, while floating-point computation instructions include floating-point add, subtract, combined multiply-add, converts, etc. in combination with its high throughput fully pipelined floating-point execution unit, the superscalar capability of the act5260 provides unparalleled price/performance in computationally intensive embedded applications. cpu registers like all mips isa processors, the act5260 cpu has a simple, clean user visible state consisting of 32 general purpose registers, two special purpose registers for integer multiplication and division, a program counter, and no condition code bits. pipeline for integer operations, loads, stores, and other non-floating-point operations, the act5260 uses the simple 5-stage pipeline also found in the circuits r4600, r4700, and r5000. in addition to this standard pipeline, the act5260 uses an extended seven stage pipeline for floating-point operations. like the r5000, the act5260 does virtual to physical translation in parallel with cache access. integer unit like the r5000, the act5260 implements the mips iv instruction set architecture, and is therefore fully upward compatible with applications that run on processors implementing the earlier generation mips i-iii instruction sets. additionally, the act5260 includes two implementation specific instructions not found in the baseline mips iv isa but that are useful in the embedded market place. described in detail in the qed rm5260 datasheet, these instructions are integer multiply-accumulate and 3-operand integer multiply. the act5260 integer unit includes thirty-two general purpose 64-bit registers, a load/store architecture with single cycle alu operations (add, sub, logical, shift) and an autonomous multiply/divide unit. additional register resources include: the hi/lo result registers for the two-operand integer multiply/ divide operations, and the program counter(pc). register file the act5260 has thirty-two general purpose registers with register location 0 hard wired to zero. these registers are used for scalar integer operations and address calculation. the register file has two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline. alu the act5260 alu consists of the integer adder/ subtractor, the logic unit, and the shifter. the adder performs address calculations in addition to arithmetic operations, the logic unit performs all logical and zero shift data moves, and the shifter performs shifts and store alignment operations. each of these units is optimized to perform all operations in a single processor cycle for additional detail information regarding the operation of the quantum effect design (qed) riscmark ? rm5260 ? , 64-bit superscalar microprocessor see the latest qed datasheet (revision 1.1 july 1998).
aeroflex circuit technology scd5260 rev a 3/29/99 plainview ny (516) 694-6700 3 absolute maximum ratings 1 symbol rating range units v term terminal voltage with respect to gnd -0.5 2 to 4.6 v tc operating temperature -55 to +125 c t bias case temperature under bias -55 to +125 c t stg storage temperature -55 to +125 c i in dc input current 20 3 ma i out dc output current 50 ma notes: 1. stresses above those listed under "absolutemaximums rating" may cause permanent damage to the device. this is a stress ratin g only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not im plied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2. v i n minimum = -2.0v for pulse width less than 15ns. v i n maximum should not exceed +5.5 volts. 3. when v i n < 0v or v i n > vcc. 4. no more than one output should be shorted at one time. duration of the short should not exceed more than 30 second. recommended operating conditions symbol parameter minimum maximum units v cc power supply voltage +3.135 +3.465 v v ih input high voltage 0.7v cc v cc + 0.5 v v il input low voltage -0.5 0.2v cc v t c operating temperature case -55 +125 c for 133mhz parts only -40 +125 c dc characteristics (v c c = 3.3v 5%; 133mhz parts: tc =-40c to +125c, all other parts tc =-55c to +125c) parameter sym conditions 100 / 133 / 150mhz units min max output low voltage v ol1 i ol = 20 a - 0.1 v output high voltage v oh1 i ol = 20 a vcc - 0.1 - v output low voltage v ol2 i ol = 4 ma - 0.4 v output high voltage v oh2 i ol = 4 ma 2.4 - v input high voltage v ih 0.7v cc v cc + 0.5 v input low voltage v il -0.5 0.2v cc v input current i in1 v in = 0v -20 +20 a input current i in2 v in = v cc -20 +20 a input current i in3 v in = 5.5v -250 +250 a input capacitance c in - 10 pf output capacitance c out - 10 pf
aeroflex circuit technology scd5260 rev a 3/29/99 plainview ny (516) 694-6700 4 ac characteristics (v c c = 3.3v 5%; 133mhz parts: tc =-40c to +125c, all other parts tc =-55c to +125c) power consumption parameter symbol conditions 100mhz, 3.3v 133mhz, 3.3v 150mhz, 3.3v units typ 5 max typ 5 max typ 5 max active operating supply current i cc1 c l = 0pf, no sysad activity 800 1550 800 1550 1000 1750 ma i cc2 c l = 50pf, r4000 write protocol without fpu operation 1000 1750 1000 1750 1150 1950 ma i cc3 c l = 50pf, write re-issue or pipelined writes 1100 2000 1100 2000 1250 2250 ma standby current i sb1 c l = 0pf 75 150 75 150 100 175 ma i sb1 c l = 50pf 75 150 75 150 100 175 ma notes: 5. typical integer instruction mix and cache miss rates. capacitive load deration symbol parameter 100 / 133 / 150mhz units minimum maximum c ld load derate - 2 ns/25pf clock parameters parameter symbol test conditions 100/133/150mhz units min max sysclock high t schigh transition < 5ns 4 - ns sysclock low t sclow transition < 5ns 4 - ns sysclock frequency 6 33 75 mhz sysclock period t scp - 30 ns clock jitter for sysclock t jitterin - 250 ps sysclock rise time t scrise - 5 ns sysclock fall time t scfall - 5 ns modeclock period t modeckp - 256 * t scp ns jtag clock period t jtagckp - 4 * t scp ns notes: 6. operation of the act5260 is only guaranteed with the phase loop enabled.
aeroflex circuit technology scd5260 rev a 3/29/99 plainview ny (516) 694-6700 5 system interface parameters 7 parameter symbol test conditions 100mhz 133mhz 150mhz units min max min max min max data output 8 t do mode 14...13 = 10 (fastest) 1.0 7.0 1.0 7.0 1.0 7.0 ns mode 14...13 = 11 1.0 7.5 1.0 7.5 1.0 7.5 ns mode 14...13 = 00 1.0 8.0 1.0 8.0 1.0 8.0 ns mode 14...13 = 01 (slowest) 1.0 8.5 1.0 8.5 1.0 8.5 ns data setup t ds t rise = 5ns 5.0 - 5.0 - 5.0 - ns data hold t dh t fall = 5ns 2.0 - 2.0 - 2.0 - ns notes: - 7. timmings are are measured from from 1.5v of the clock to 1.5v of the signal. 8. capacitive load for all output timing is 50pf. boot time interface parameters parameter symbol test conditions 100/133/150mhz units min max mode data setup t ds 4 - sysclock cycles mode data hold t dh 0 - sysclock cycles
aeroflex circuit technology scd5260 rev a 3/29/99 plainview ny (516) 694-6700 6 1.840 1.880 1.700 bsc 1.700 bsc 1.840 1.880 v u t r p n m l k j h g f e d c b a 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 bottom view side view future package ? "p10" ? pga 179 pins (advanced) 1.131 (28.727) sq 1.109 (28.169) sq 1.009 (25.63) .9998 (25.37) 51 spaces at .0197 (51 spaces at .50) . 0 2 3 6 ( . 5 1 ) . 0 1 5 8 ( . 4 9 ) 52 1 208 156 157 105 104 53 pin 1 chamfer detail "a" 05 1.331 (33.807) 1.269 (32.233) . 0 0 5 ( . 1 2 7 ) . 0 0 8 ( . 2 5 8 ) .055 (1.397) ref .055 (1.397) .045 (1.143) .115 (2.921) max .960 (24.384) sq ref .130 (3.302) max .010r min .010r min .009 (.253) .007 (.178) .015 (.381) .009 (.229) .100 (2.540) .080 (2.032) package information ? "f17" ? cqfp 208 leads detail "a" bsc .100 .221 max .018 .050 note: pin rotation is opposite of qeds pquad due to cavity-up construction. .035 (.889) .025 (.635) units: inches (millimeters)
aeroflex circuit technology scd5260 rev a 3/29/99 plainview ny (516) 694-6700 7 act5260 microprocessor cqfp pinouts ? "f17" pin # function pin # function pin # function pin # function 1 vcc (3.3v) 53 nc 105 vcc (3.3v) 157 nc 2 nc 54 nc 106 nmi* 158 nc 3 nc 55 nc 107 extrqst* 159 nc 4 vcc (3.3v) 56 vcc (3.3v) 108 reset* 160 nc 5 vss 57 vss 109 coldreset* 161 vcc (3.3v) 6 sysad4 58 modein 110 vccok 162 vss 7 sysad36 59 rdrdy* 111 bigendian 163 sysad28 8 sysad5 60 wrrdy* 112 vcc (3.3v) 164 sysad60 9 sysad37 61 validin* 113 vss 165 sysad29 10 vcc (3.3v) 62 validout* 114 sysad16 166 sysad61 11 vss 63 release* 115 sysad48 167 vcc (3.3v) 12 sysad6 64 vccp 116 vcc (3.3v) 168 vss 13 sysad38 65 vssp 117 vss 169 sysad30 14 vcc (3.3v) 66 sysclock 118 sysad17 170 sysad62 15 vss 67 vcc (3.3v) 119 sysad49 171 vcc (3.3v) 16 sysad7 68 vss 120 sysad18 172 vss 17 sysad39 69 vcc (3.3v) 121 sysad50 173 sysad31 18 sysad8 70 vss 122 vcc (3.3v) 174 sysad63 19 sysad40 71 vcc (3.3v) 123 vss 175 sysadc2 20 vcc (3.3v) 72 vss 124 sysad19 176 sysadc6 21 vss 73 syscmd0 125 sysad51 177 vcc (3.3v) 22 sysad9 74 syscmd1 126 vcc (3.3v) 178 vss 23 sysad41 75 syscmd2 127 vss 179 sysadc3 24 vcc (3.3v) 76 syscmd3 128 sysad20 180 sysadc7 25 vss 77 vcc (3.3v) 129 sysad52 181 vcc (3.3v) 26 sysad10 78 vss 130 sysad21 182 vss 27 sysad42 79 syscmd4 131 sysad53 183 sysadc0 28 sysad11 80 syscmd5 132 vcc (3.3v) 184 sysadc4 29 sysad43 81 vcc (3.3v) 133 vss 185 vcc (3.3v) 30 vcc (3.3v) 82 vss 134 sysad22 186 vss 31 vss 83 syscmd6 135 sysad54 187 sysadc1 32 sysad12 84 syscmd7 136 vcc (3.3v) 188 sysadc5 33 sysad44 85 syscmd8 137 vss 189 sysad0 34 vcc (3.3v) 86 syscmdp 138 sysad23 190 sysad32 35 vss 87 vcc (3.3v) 139 sysad55 191 vcc (3.3v) 36 sysad13 88 vss 140 sysad24 192 vss 37 sysad45 89 vcc (3.3v) 141 sysad56 193 sysad1 38 sysad14 90 vss 142 vcc (3.3v) 194 sysad33 39 sysad46 91 vcc (3.3v) 143 vss 195 vcc (3.3v) 40 vcc (3.3v) 92 vss 144 sysad25 196 vss 41 vss 93 int0* 145 sysad57 197 sysad2 42 sysad15 94 int1* 146 vcc (3.3v) 198 sysad34 43 sysad47 95 int2* 147 vss 199 sysad3 44 vcc (3.3v) 96 int3* 148 sysad26 200 sysad35 45 vss 97 int4* 149 sysad58 201 vcc (3.3v) 46 modeclock 98 int5* 150 sysad27 202 vss 47 jtdo 99 vcc (3.3v) 151 sysad59 203 nc 48 jtdi 100 vss 152 vcc (3.3v) 204 nc 49 jtck 101 nc 153 vss 205 nc 50 jtms 102 nc 154 nc 206 nc 51 vcc (3.3v) 103 nc 155 nc 207 vcc (3.3v) 52 vss 104 nc 156 vss 208 vss
aeroflex circuit technology scd5260 rev a 3/29/99 plainview ny (516) 694-6700 8 ordering information part number screening speed (mhz) package act-5260pc-100f17c commercial temperature (0c to +70c) 100 208 lead cqfp act-5260pc-133f17c commercial temperature (0c to +70c) 133 208 lead cqfp act-5260pc-150f17c commercial temperature (0c to +70c) 150 208 lead cqfp act-5260pc-100f17i industrial temperature (-40c to +85c) 100 208 lead cqfp act-5260pc-133f17i industrial temperature (-40c to +85c) 133 208 lead cqfp act-5260pc-150f17i industrial temperature (-40c to +85c) 150 208 lead cqfp act-5260pc-100f17t military temperature (-55c to +125c) 100 208 lead cqfp act-5260pc-133f17t reduced military temperature (-40c to +125c) 133 208 lead cqfp act-5260pc-150f17t military temperature (-55c to +125c) 150 208 lead cqfp act-5260pc-100f17m military temperature, screened* (-55c to +125c) 100 208 lead cqfp act-5260pc-133f17m reduced military temperature, screened* (-40c to +125c) 133 208 lead cqfp act-5260pc-150f17m military temperature, screened* (-55c to +125c) 150 208 lead cqfp aeroflex circuit technology 35 south service road plainview new york 11803 telephone: (516) 694-6700 fax: (516) 694-6715 toll free inquiries: (800) 843-1553 www.aeroflex.com/act1.htm e-mail: sales-act@aeroflex.com specifications subject to change without notice. circuit technology part number breakdown act? 5260 pc ? 100 f17 m aeroflex circuit technology base processor type 100 = 100mhz 133 = 133mhz (screening: t & m -40c to +125c only) 150 = 150mhz 200 = 200mhz (future option) cache style package type & size c = commercial temp, 0c to +70c i = industrial temp, -40c to +85c t = military temp, -55c to +125c m = military temp, -55c to +125c, screened * q = mil-prf-38534 compliant/smd if applicable screening * screened to the individual test methods of mil-std-883 pc = primary cache maximum pipeline freq. surface mount package f17 = 1.120" sq 208 lead cqfp f24 = 1.120" sq inverted 208 lead cqfp (consult factory) thru-hole package p10 = 1.86"sq pga 179 pins with shoulder future product
|
